**CS219 Ch4\_Worksheet-3 Fall 2023**

Purpose: Become familiar with the Hazards in pipelining, introducing stalls to encounter Hazards, introducing forwarding technique to reduce stalls and improve performance

Points: 80

**Reading/References:** Chapter 4, Class Lecture / Lecture Notes

**Assignment:** Responses must be submitted in writing via the class web site. I recommend you to use “.pdf” format, when you submit this worksheet. You can copy/paste the tables as needed that are provided at the end of this document. You can edit those tables as needed. For RAW hazards, always check with the next two instructions. Detect WAR and WAW hazards for back-to-back instructions only.

1. Given the MIPS five stage pipeline and the following instruction sets:
2. What is the number of cycles required for executing the following programs in a pipelined processor, and not considering any dependencies/hazards. [5 pts]

b)  Identify all data hazards for the given Instruction set. [5pts]

c) If there is no forwarding or hazard detection, write the instructions (same order) and insert **nop**'s (nop-no operation) to force the appropriate number of stalls which would be required. [10 pts]

d)  If the processor has forwarding, but the hazard detection unit is defective, what would happen when each of these instruction sets are executed? [10 pts]

e) Rearrange and/or forward the instructions to avoid hazards where possible. Insert **nop**'s to force the appropriate number of stalls when a hazard cannot be avoided. If needed, update/change the instructions. You can use register $15 to hold temporary values in the modified code. [10 pts]

**Instruction set # :**

I1: add $4, $5, $2

I2: lw $4, 0($1)

I3: sw $4, 4($10)

I4: or $1, $2, $4

I5: lw $5, 8( $1)

I6: sub $3, $5, $2

I7: add $8, $9, $2

1. Given basic MIPS five stage pipeline, complete the tables with no-forwarding and forwarding, for the following instruction set: (Refer Ch4\_PracticeSheet-3\_KEY) **[40 pts, 10 pts each]**
2. Detect all the Data Hazards for the given instruction set (RAW, WAR, WAW)
3. For part (a) table: Assuming no delayed branches and forwarding not allowed. Assume that branches execute in the EX stage, draw the pipeline execution diagram for each set of code.
4. For part (b) table: Forwarding allowed and insert stall if forwarding is not possible. Assume forwarding is available within the same cycle if registers, else in the next cycle for other instructions.
5. What is speed-up you attain by allowing forwarding?

**Instruction set #1:**

L1: lw $1, 24($6)

beq $2, $3, L2 # taken

add $1, $6, $4

L2: beq $1, $2, L1 # not taken

sw $2, 12($4)

and $1, $1, $4

**No forwarding- insert bubbles/stalls or nop(s) as needed**

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Instruction Set | Pipeline Cycle | | | | | | | | | | | | |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

**Forwarding allowed- insert bubbles/stalls or nop(s) as needed**

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Instruction Set | Pipeline Cycle | | | | | | | | | | | | |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |